

halfAdder\_top.v (~\Desktop\Engr433) - GVIM

File Edit Tools Syntax Buffers Window Help

```
module oneBitHalfAdder_tb;
reg x,y;
wire s,co;
initial begin
    x=0; y=0;
    #100;
    x=0; y=1;
    #100;
    x=1;y=0;
    #100;
    x=1; y=1;
end
oneBitHalfAdder UUT(.x(x),.y(y),.s(s),.co(co));
endmodule
```


```
module oneBitHalfAdder(s,co,x,y);
input x,y;
output s,co;
assign co=x&y;
assign s=x^y;
endmodule
```

fullAdder\_top.v

fullAdder.v

Untitled 2

?



fullAdder.v (~\Desktop\Engr433) - GVIM

File Edit Tools Syntax Buffers Window Help

```

module oneBitFullAdder_tb;
reg x, y, ci;
wire s, co;
initial begin
    x=0; y=0; ci=0;
    #10;
    x=0; y=0; ci=1;
    #10;
    x=0; y=1; ci=0;
    #10;
    x=0; y=1; ci=1;
    #10;
    x=1; y=0; ci=0;
    #10;
    x=1; y=0; ci=1;
    #10;
    x=1; y=1; ci=0;
    #10;
    x=1; y=1; ci=1;
    #10;
end
oneBitFullAdder UUT(.x(x),.y(y),.ci(ci),.s(s),.co(co));
endmodule

```

```

module oneBitFullAdder(s,co,x,y,ci);
input x, y, ci;
output s, co;
assign co = (x&y) | (ci & (x^y));
assign s = x ^ y ^ ci;
endmodule

```

25.7

15,16-23


Top FullAdder.v

8,9

All

fullAdder\_tb2.v x fullAdder.v x Untitled 4 x

? □ □



fullAdder\_tb2.v (~\Desktop\Engr433) - GVIM

File Edit Tools Syntax Buffers Window Help



? ?

```
module oneBitFullAdder_tb;
reg x, y, ci;
wire s, co;
integer i;
initial begin
    x=0;y=0;ci=0;
    #10;
    for (i=0;i<8;i=i+1)
    begin
        {x,y,ci}={x,y,ci}+1;
        #10;
    end
end
oneBitFullAdder UUT(.x(x),.y(y),.ci(ci),.s(s),.co(co));
endmodule
```

```
module oneBitFullAdder(s,co,x,y,ci);
input x, y, ci;
output s, co;

assign co = (x&y) | (ci & (x^y));
assign s = x ^ y ^ ci;

endmodule
```