

 inverter_tb.v + (~\Desktop\Engr433) - GVIM2

File Edit Tools Syntax Buffers Window Help


The screenshot shows a Verilog simulation environment with two main windows. The left window displays the testbench code for an inverter, named `invert_tb`. It includes an `initial` block with multiple stimulus patterns for the input `a`. The right window shows the DUT (Digital Unit Test) code for an inverter, named `inverter`, which contains a single assignment statement `assign b = ~a;`.

```
module invert_tb;
reg a;
wire b;

inverter UUT (.a(a),.b(b));

initial
begin
    a = 1'b0;
    #10;
    a = 1'b1;
    #10;
    a = 1'b0;
    #10;
    a = 1'b1;
    #10;
    a = 1'b0;
    #10;
    a = 1'b1;
    #10;
end
endmodule

module inverter(input a, output b);
    assign b = ~a;
endmodule
```



fullAdder_b.v (~\Desktop\Engr433) - GVIM

File Edit Tools Syntax Buffers Window Help



```
module oneBitFA(sb,co,x,y,ci);
input x, y, ci;
output sb, co;

assign co = (x&y) | (ci & (x^y));
assign sb = x ^ y ^ ci;

endmodule

module oneBitFullAdder(sc,co1,x1,y1,ci1);
input x1, y1, ci1;
output sc, co1;


assign co1 = (x1&y1) | (ci1 & (x1^y1));
assign sc = x1 ^ y1 ^ ci1;

endmodule

module twoBitFullAdder_top;
reg a1,a0,b1,b0,cin;
wire s1,s0,carryIn,carryOut;
integer i;

oneBitFA UUT(.x(b0),.y(b1),.ci(cin),.sb(s0),.co(carryIn));
oneBitFullAdder DUT(.x1(a0),.y1(a1),.ci1(carryIn),.sc(s1),.co1(carryOut));

initial begin
    cin = 1'b0;
    a0 = 1'b0;
    b0 = 1'b0;
    a1 = 1'b0;
    b1 = 1'b0;
    #10;
    for(i=0;i<16;i=i+1)
        begin
            {a1,b1,a0,b0} = {a1,b1,a0,b0} + 1'b1;
            #10;
        end
    end
endmodule
```



```
| Help
| | | | ? |
module and8_tb;
reg a,b,c,d,e,f,g,h;
wire z;
integer i;

and8 UUT (.a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g(g),.h(h),.z(z));

initial
begin
    a = 1'b0;
    b = 1'b1;
    c = 1'b0;
    d = 1'b1;
    e = 1'b0;
    f = 1'b1;
    g = 1'b1;
    h = 1'b0;
    #10;
    for(i=0;i<15;i=i+1)
    begin
        if(i==5)
        begin
            {a,b,c,d,e,f,g,h} = 8'b11111111;
            #10;
        end
        else
            {a,b,c,d,e,f,g,h} = {a,b,c,d,e,f,g,h} + 1'b1;
            #10;
    end
end
endmodule
```

```
module and8(input a,b,c,d,e,f,g,h, output z);
assign z = a & b & c & d & e & f & g & h;
endmodule
```

