



Bitstream Generation successfully completed.

Next

- Open Implemented Design
- View Reports
- Open Hardware Manager
- Generate Memory Configuration File

Don't show this dialog again

OK

Cancel

ory when using a WebPACK part without a full Vivado license. To see the specific i
encountered.

0:00:10 . Memory (MB): peak = 1528.688 ; gain = 464.469
3:57 2023...

There are no debug cores. [Program device](#) [Refresh device](#)

Hardware ? _ □ ↗ ✕

🔍 ⏪ ⏩ ⏴ ⏵ ⏶ ⏷ ⚙️

Name	Status
✄ xilinx_tcf/Digilent/210183A384...	Open
✄ ⚙️ xc7a35t_0 (2)	Programme
🔧 XADC (System Monitor)	
🔧 s25f1032p-spi-x1_x2_x4	

< >

Configuration Memory Device Pro ? _ □ ↗ ✕

🔧 s25f1032p-spi-x1_x2_x4 ⏪ ⏩ ⚙️

SAIntro2FPGA.runs/impl_1/testbench_orgate.bin ✕ ...

< >

OrGate.v x Basys3_Master.xdc x testbench_orgate_FPGA.v x

C:/Users/Cheye/Desktop/Engr433/Intro2FPGA/Intro2FPGA.srscs/sources_1/new/OrGate.v

🔍 🗑️ ⏪ ⏩ ✂️ 📄 📁 ✕ // 📄 💡

```

8 // Module Name: OrGate
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module OrGate(input a,b,
22               output y );
23     assign y=a|b;
24 endmodule

```

<

