

Sources Netlist x ? \_ □ ▢

testbench\_andgate

- > Nets (23)
- > Leaf Cells (21)

Source File Properties ? \_ □ ▢ ×

testbench\_angate\_FPGA.v ← → ⚙

Enabled

General Properties


Project Summary x Device x AndGate.v x Basys3\_Master.xdc x testbench\_angate\_FPGA.v x

← → 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍 🔍

X0Y2 X1Y2

X0Y1 X1Y1

X0Y0 X1Y0



Project Summary

Device

XorGate.v

testbench\_xorgate\_FPGA.v



X0Y2

X1Y2

X0Y1

X1Y1

X0Y0

X1Y0

