


Scope		
Name	Design U...	Block Type
tes...	testbenc...	Verilog M...
...	AndGate	Verilog M...
gbl	gbl	Verilog M...

Objects		
Name	Value	Data Type
a	1	Logic
b	1	Logic
y	1	Logic



Basys3\_Master.xdc


testbench\_orgate.v

OrGate.v

U



Name	Value
a	1
b	1
y	1



testbench\_xorgate.v

XorGate.v

Untitled 2

