

Electric Messages

No errors found

Checking schematic cell 'ENGR338:sim_ADC_R_2R_DAC_DelayTest{sch}'

Network: Schematic ENGR338:sim_ADC_R_2R_DAC_DelayTest{sch} doesn't connect network 'GND' and network 'gnd'

Network: Schematic ENGR338:sim_ADC_R_2R_DAC_DelayTest{sch} doesn't connect network 'VDD' and network 'vdd'

No errors found


0 errors and 2 warnings found (took 0.015 secs)

Schematic DRC (full) found 0 errors, 2 warnings!


Type > and < to step through warnings, or open the ERRORS view in the explorer

Lab 2 - Task 3

Time Delay of the circuit




$$R_{TH} = \begin{array}{c} \text{---} \\ | \\ \text{---} \\ | \\ \text{---} \\ | \\ \text{---} \end{array} \quad \begin{array}{l} 2R \parallel 2R \\ = \frac{4R}{4R} = R \end{array}$$



$$V_{in} \left(\frac{2R}{4R} \right) = V_{in} \left(\frac{1}{2} \right) = \frac{V_{in}}{2}$$

Thevenin's Equivalent Circuit



Time Delay: $t_d = R_{TH} (C_{load}) (0.7RC)$

$$= R (10 pF) (0.7RC)$$

$$= (10 k\Omega) (10 pF) (0.7RC) = 70 nsec$$

here $R = 10 k$