




=====572=====

```

Checking schematic cell 'AND_50nmEQ{sch}'
  No errors found
Checking schematic cell 'NAND_3input{sch}'
  No errors found
Checking schematic cell 'DFlipFlop_TI{sch}'
  No errors found
Checking schematic cell 'Inverter_40_20{sch}'
  No errors found
Checking schematic cell 'NAND_2input_50nmEQ{sch}'
  No errors found
Checking schematic cell 'Clock_block{sch}'
  No errors found
Checking schematic cell 'Comparator{sch}'
  No errors found
Checking schematic cell 'Door_Register_8-bit{sch}'
  No errors found
Checking schematic cell 'R_2R_Ladder_8bit{sch}'
  No errors found
Checking schematic cell 'Buffer{sch}'
  No errors found
Checking schematic cell 'SAR_8bit{sch}'
  No errors found
Checking schematic cell 'Sample_and_Hold{sch}'
  No errors found
Checking schematic cell 'ADC_SAR_8bit{sch}'
  No errors found

```

