





















Electric Messages
 Checking schematic cell 'Sample_and_Hold[sch]'
 No errors found
 0 errors and 0 warnings found (took 0.002 secs)



Sample_and_Hold.spi
 Sample_and_Hold.spi

Sample_and_Hold.spi




Sample_and_Hold.spi

```

*** SPICE deck for cell Sample_and_Hold{sch} from library ENGR338_Tucson
*** Created on Sun Dec 05, 2021 03:02:27
*** Last revised on Tue Dec 07, 2021 20:26:28
*** Written on Tue Dec 07, 2021 20:26:39 by Electric VLSI Design System, version 9.07
*** Layout tech: mocomos, foundry MOSIS
*** UC SPICE *** , MIN_RESIST 4.0, MIN_CAPAC 0.1FF
  
```

.global gnd vdd

*** TOP LEVEL CELL: Sample_and_Hold{sch}



```

vdd vdd 0 dc 5
V1 Clock 0 PULSE(0 5 0 1p 1p .5u 1u)
V2 Set_b 0 PULSE(5 0 15u 1p 1p 2u 42u)
V3 Reset_b 0 PULSE(5 0 2u 1p 1p 1.5u 20u)
V4 Data 0 PULSE(0 5 100n 1p 1p 3u 6u)
.tran 0 40u .1u
.include C5_models.txt


```


Electric Messages

Checking schematic cell 'DFlipFlop_Tl{sch}'

No errors found


0 errors and 0 warnings found (took 0.037 s)







Electric Messages

```
Checking schematic cell 'Buffer(sch)'  
No errors found  
0 errors and 0 warnings found (took 0.0 secs)
```





Electric Messages


Moved node OpAmp(ic)[OpAmp@0] by (1,-0.5)


=====262=====

Checking schematic cell 'OpAmp(sch)'

No errors found

0 errors and 0 warnings found (took 0.016 secs)






Electric Messages



```
Checking schematic cell 'R_2R_Ladder_8bit{sch}'  
  No errors found  
0 errors and 0 warnings found (took 0.0 secs)
```


$$5V \left(\frac{1}{2^8} \right) = 0.0195V$$


00000001



Vout
vdd vdd 0 dc 5
.tran 0 300u
.include C5_models.txt










```

vdd vdd 0 dc 5
V1 B 0 PULSE(5 0 0 1p 1p 1u 2u)
V2 clk 0 PULSE(0 5 4.5u 1p 1p 500n 5u)
V3 A 0 PULSE(0 5 0 1p 1p 1u 2u)
.tran 0 21u
.include C5_models.txt

```





Electric Messages

Checking schematic cell 'AND_50nmEQ{sch}'
No errors found

Checking schematic cell 'NAND_3input{sch}'
No errors found

Checking schematic cell 'DFlipFlop_T1{sch}'
No errors found

Checking schematic cell 'Inverter_40_20{sch}'
No errors found

Checking schematic cell 'NAND_2input_50nmEQ{sch}'
No errors found

Checking schematic cell 'Clock_block{sch}'
No errors found

0 errors and 0 warnings found (took 0.015 secs)