CE 433 2023 spring
HW6
Name: Anders Burdick-Levang
Email: aaburdicklevang@fortlewis.edu


HW #6
Task 1: Repeat the work in Section 2. Show the code, explanation, and a demo video.






Task 2: Replace the clock generator IP with a self-made clock divider module that generates 25MHz clock. Demonstrate that it works for the rest of the circuit.Show the code, explanation, and a demo video.





Task 3: Complete the two examples in Section 3. Show the code, explanation, and a demo video.







Example #2:

<iframe width="560" height="315" src="https://www.youtube.com/embed/WhXRBFjYx8A?si=62M7yPa1-DSibCOU" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share" referrerpolicy="strict-origin-when-cross-origin" allowfullscreen></iframe>