





Figure 4.13 Layout and cross-sectional views of a PMOS device.







Figure 4.22 Layout used in Problem 4.10.







Cross-section along here.



P-select


n-well

Figure 4.23 Layout used in Problem 4.11.









①