

Front-end team

posedge i

Digital Design (RTL)

↓
Digital Synthesis
↓
Netlist

Verification
UVM
→ Universal verification method

lot of jobs

synopsys

VCS

↓
FPGA

①

Back-end design

↓
Cadence

Virtuoso

inPUS

↓
layout


↓
GDSII

ASIC
↑

↓
PCB

mentor
siemens

Allergo



②

