





# clocked circuit




Transmission Gate (TG)


Pass Gate (PG)


## ② An Edge Triggered DFF





RC digital model  
for TGS.





NMOS:  $R_n = 3.4K$ ,  $C_{oxn} = 0.625 fF$ .  
 PMOS:  $R_p = 3.4K$ ,  $C_{oxp} = 1.25 fF$

td:  
 D → A  
 A → B  
 D - B

$$C_A = 2(C_{oxp} + C_{oxn})$$

$$C_B = \frac{5}{2}(C_{oxp} + C_{oxn})$$

Delay from D to A:

$$t_{pHL} = t_{pLH} = 0.7 \cdot (R_n || R_p) \cdot C_A$$



Delay from A to B:

$$t_{PLH_B} = 0.7 \cdot R_p \cdot C_B$$

$$t_{PHL_B} = 0.7 R_n C_B$$


The propagation delay from D to B:

$$t_{PLH} = t_{PLH_A} + t_{PLH_B}$$

$$t_{PHL} = t_{PHL_A} + t_{PHL_B}$$




SRAM   DRAM   SDRAM   ROM   ~~PLS~~  
FLASH



RAM: Random Access Memory

volatile? Yes.

- SRAM: static RAM
- DRAM: Dynamic RAM
- SDRAM: Synchronous DRAM
- ROM: Read Only Memory



} Micron → Boise, ID  
} Samsung → S. Korea



DDR1 <sup>← SDRAM</sup> → Double Data Rate

DDR4.  
DDR5 → 2020