



Models for Digital Design



△ Estimate the intrinsic propagation delay of the following inverter.

P320

NMOS: 10/1, 0.5 $\mu\text{m}/50\text{nm}$.

$R_n = 3.4\text{K}$ $C_{xnm} = 0.625\text{fF}$

PMOS: 20/1, 1 $\mu\text{m}/50\text{nm}$, $R_p =$



$C_{xp} = 1.25\text{fF}$.

3.4K,



$$t_{pHL} = 0.7 \cdot R_p \cdot C_{tot} = 0.7 \cdot 3.4\text{K} \cdot (C_{xp} + C_{load})$$

$$t_{pHL} = 0.7 \cdot R_n \cdot C_{tot} = \dots$$


①




Δ Ring oscillator



$$t_{PHL1} + t_{PHL2} + t_{PHL3} + t_{PHL4} + t_{PHL5} = \frac{1}{2}T$$




$$t_{PHL1} + t_{PHL2} + t_{PHL3} + t_{PHL4} + t_{PHL5} = \frac{1}{2}T$$



$$f_{osc} = \frac{1}{n(t_{PHL} + t_{PLH})}$$

$$+ \frac{1}{T}$$

②



$$t_{pLH} = 0.7 R_p \cdot \frac{\Sigma}{2} (C_{inn} + C_{outp})$$

$$t_{pHL} = 0.7 R_n \cdot \frac{\Sigma}{2} (C_{inn} + C_{outp})$$

Δ fosc of an 11-stage ring oscillator.

$$\text{NMOS: } R_n = 3.4 \text{ k}, C_{oxn} = 0.65 \text{ fF}$$

$$\text{PMOS: } R_p = 3.4 \text{ k}, C_{oxp} = 1.25 \text{ fF}$$

$$f_{osc} = \frac{1}{n(t_{pHL} + t_{pLH})} \rightarrow C_{ox} = C_{ox}' \cdot A$$


$$t_{pHL} = 0.7 R_p \cdot \frac{5}{2} (C_{oxn} + C_{oxp})$$

$$t_{pLH} = 0.7 R_n \cdot \frac{5}{2} (C_{oxn} + C_{oxp})$$

$$f_{osc} = \frac{1}{11.22 \text{ ps}} = \underline{4.16 \text{ GHz}}$$

(4)

Dynamic Power Dissipation



$$I_{avg} = \frac{Q_{tot}}{T} = \frac{V_{dd} \cdot C_{tot}}{T}$$

$$P_{avg} = I_{avg} \cdot V_{dd} = V_{dd}^2 \cdot C_{tot} \cdot \frac{1}{T}$$

$$= V_{dd}^2 \cdot C_{tot} \cdot f$$

$C_s \rightarrow 500 \text{ nM}$
 $V_{dd} = 5 \text{ V}$



50 nM

TSMC
 180 nM
 2.2 V
 5 nM

1.8V

Clocked Circuit

① A level-sensitive latch



②