


Combinational Digital Logic Design

8-bit SAR ADC
 count to 10 counter


A ₃	A ₂	A ₁	A ₀	Y
0	0	0	0	0
0	0	0	1	0
		⋮		⋮
1	0	1	0	1
1	0	1	1	0
1	1	1	1	0

$$Y = A_3 \bar{A}_2 \bar{A}_1 \bar{A}_0$$



Q

~~B₂ D₅ D + A₂ A₁ A₀ High Speed Full Adder (FA)~~




A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


~~S_i~~

A \ B C _i	00	01	11	10
0	0	1	1	0
1	1	0	0	1

$$\begin{aligned}
 S &= \overline{A} \overline{B} C_i + \overline{A} B C_i \\
 &\quad + A \overline{B} \overline{C}_i + A B C_i \\
 &= (\overline{A} \overline{B} + A B) C_i + (\overline{A} B + A \overline{B}) \overline{C}_i \\
 &= (A \odot B) C_i + (A \oplus B) \overline{C}_i \\
 &= \overline{(A \oplus B)} \cdot C_i + (A \oplus B) \overline{C}_i \\
 &= (A \oplus B) \oplus C_i \\
 &= A \oplus B \oplus C_i
 \end{aligned}$$




C_0 :




$$C_0 = BC_i + AC_i + AB$$

$$= (A+B)C_i + AB$$





3-bit FA (Ripple-carry Adder, RCA)




CE433

4-bit -6




5




$$\begin{aligned}
 \underline{B \oplus 1} &= \bar{B} + B \cdot 1 \\
 &= \bar{B} + 0 \\
 &= \bar{B} \\
 \underline{B \oplus 0} &= \bar{B} \cdot 0 + B \cdot 0 \\
 &= 0 + B \\
 &= \underline{B}
 \end{aligned}$$

△ Adding a negative ~~an~~ number (subtraction)



MUX:



S	A ₀	A ₁	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Y:

S	A ₀	A ₁
0	0	0
0	0	1
0	1	1
1	1	1

$$Y = \bar{S}A_0 + SA_1 + A_0A_1$$

too many gates

4-transistor circuit

