

① always @ () ;

② input [a, b, c];
output [a, b, c];

③ Hierarchical

module top; *

~~orgate~~

orgate or_gate1 (.....)
orgate or_gate2 (.....)

end module

```
module Andgate ( )  
endmodule
```

```
module orgate ( );  
.....  
end module
```

● R-2R-DAC

[R-2R-DAC.sch
R-2R-DAC.icn
R-2R-DAC.lay

Sim-R-2R-DAC.sch

①

④ structural

OR or_gate 1 (out, in1, in2);

⑤ Behavioral
~~initial~~ initial

$Q=0$, unknown


begin

$Q=0$;

outputs

end

only required
if you have
more than
one lines of
code



②

assign

✓ $res3 = \underline{num1};$

$res3[0] = num1[7]$

$res3[1] = num1[6]$

$res3[7] = num1[0]$

$A \oplus 0 = A$

$A \oplus 1 = \overline{A}$

$$125_{(10)} \div 10 = 12.5$$

$$\div 100 = 1.25$$

$$1101_{(2)} \div 2 = 110.1$$


$$1101_{(2)} \times 2 = 11010$$

$$1101_{(2)} \div 4 = 11.01$$

$$0.0011 = 1.11 \times 2^{-3}$$

3

Simulation top



(FPGA) top

