



Successive Approximation Register ADC (SAR)




On Monday, $V_{in} = 5.2V$.
 What if $V_{in} = 4.5V$



- ① N-bit SAR ADC, there are $N+1$ states
- ② the final ADC output is always smaller than or equal to the input voltage.

#	B_3	B_2	B_1	B_0	Comp
0	0	0	0	0	
1	1	0	0	0	A_3
2	A_3	1	0	0	A_2
3	A_3	A_2	1	0	A_1
4	A_3	A_2	A_1	1	A_0
5	A_3	A_2	A_1	A_0	



②



All possibilities
of SAR ADC's
output.


(3)

sequencer



(4)

Reset = 1, 0



(5)