


Static Random Access Memory SRAM (6-Transistor)




Read

- ① Pre-charge the bit/bit.b lines to V_{DD} , then float them
- ② If $\alpha=1, \alpha-b=0$, read the bit line, V_{DD} . bit.b will be discharged to GND
- ③ If $\alpha=0, \alpha-b=1$, fire wordline, bit line will be discharged to GND

Fire the wordline

write 0 operation



write 1 to 0
 ① Pre-charge bit/bit-b to V_{DD} .

② ~~data-s~~ data-s = 0
 write-q = 1

write 0 to 0

① Pre-charge bit/bit-b to V_{DD} .


② data-s = 1
 write-q = 1

Stronger NMOS

Stronger NMOS


②

Layout of 6-transistor SRAM cell




Row circuitry (Decoders)

A_1	A_0	word 0	word 1	word 2	word 3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



A Practical Design

~~High sleep~~ V_{DD}
OLY




clocked AND gate

ϕ

Output
(Actual wordline used in a 1N1SRAM cell)

5

ROM: Read Only Memory (non-volatile)



when wordline 0 is High: $Y_4 Y_3 Y_2 Y_1 Y_0 = 01010$