


GDS II

①

Models for Digital Design.



PG
NMOS



PG PMOS




TG


Transmission
Gate

②

② Inverter Switching Characteristics



Miller Effect



Due to the Miller Effect

$$C_{inp} = \frac{1}{2} C_{ox1} + C_{ox2}$$

$$= \frac{3}{2} C_{ox2}$$

$$C_{inn} = \frac{1}{2} C_{ox1} + C_{ox1}$$

$$= \frac{3}{2} C_{ox1}$$


$$C_{in} = C_{inn} + C_{inp}$$

$$= \frac{3}{2} (C_{ox1} + C_{ox2})$$

$$\omega_{outp} = \omega x_2, \omega_{outn} = \omega x_1$$

$$C_{out} = C_{outn} + C_{outp} = \omega x_1 + \omega x_2$$

③ CMOS Inverter Switching Model



④ Intrinsic Propagation Delay of the Inverter

$$t_{PLH} = 0.7 R C = 0.7 R_P L_{tot}$$

$$t_{PHL} = 0.7 R C = 0.7 R_N L_{tot}$$

③

Example:

Estimate the intrinsic propagation delay of the following inverter P320, Table 10.2

NMOS: 10/1 0.5 μm / 50 nm, $R_n = 3.4 K$

$$C_{oxn} = 0.625 \text{ fF}$$

PMOS: 20/1, 1 μm / 50 nm, $R_p = 3.4 K$.


$$C_{oxp} = 1.25 \text{ fF}$$

$$t_{PLH} = t_{PHL} = 0.7 \times 3.4 K \times (0.625f + 1.25f)$$

$$= 4.5 \text{ ps.}$$

10^{-15}

If the inverter is used to drive a 50fF load,
what are the intrinsic propagation delays?



$$t_{pHl} = t_{pul} = 0.7 R C_{tot}$$

$$= 0.7 R (50\text{fF})$$

(8)