



GDS II

Models for Digital Design.



①



PG
NMOS



PG PMOS





TG

Transmission
Gate

②

② Inverter Switching Characteristics



Due to the Miller Effect

$$C_{inp} = \frac{1}{2}C_{ox2} + C_{ox2}$$

$$= \frac{3}{2}C_{ox2}$$

$$C_{inn} = \frac{1}{2}C_{ox1} + C_{ox1}$$

$$= \frac{3}{2}C_{ox1}$$


$$C_{in} = C_{inn} + C_{inp}$$

$$= \frac{3}{2}(C_{ox1} + C_{ox2})$$

$$C_{outp} = C_{ox2}, \quad C_{outn} = C_{ox1}$$

$$C_{out} = C_{outn} + C_{outp} = C_{ox1} + C_{ox2}$$

③ CMOS Inverter Switching Model



④ Intrinsic Propagation Delay of the Inverter

$$t_{pHL} = 0.7 R C = 0.7 R_p C_{tot}$$

$$t_{pHL} = 0.7 R C = 0.7 R_n C_{tot}$$

③

Example:

Estimate the intrinsic propagation delay of the following inverter P320, Table 10.2

NMOS: 10/1 0.5 μm / 50 nm, $R_n = 3.4 \text{ k}$

$$C_{oxn} = 0.625 \text{ fF}$$

PMOS: 20/1, 1 μm / 50 nm, $R_p = 3.4 \text{ k}$.


$$C_{oxp} = 1.25 \text{ fF}$$

$$t_{pHL} = t_{pLH} = 0.7 \times 3.4 \text{ k} \times (0.625 \text{ f} + 1.25 \text{ f})$$

$$= 4.5 \text{ ps}$$

10^{-15}

If the inverter is used to drive a 50fF load, what are the intrinsic propagation delays?



$$t_{pHL} = t_{pLH} = 0.7RC_{tot}$$

$$= 0.7R (50fF)$$

(5)