



Move C5 Layers




⇓
~~redesign~~
minimize
the misalignment




poly-silicon gate is self-aligned
Deposit poly first

poly used as a resistor



	Ω/square
poly	200 Ω/square
metal	0.1 Ω/square



$$C_{ox} = \frac{\epsilon_0 \cdot \epsilon_r}{t_{ox}} \cdot A$$

epsilon

ϵ_0 : the permittivity of vacuum.

ϵ_r : the permittivity of the oxide

$$\epsilon_0 = 8.85 \times 10^{-18} \text{ F}/\mu\text{m}$$

$$= 8.85 \text{ aF}/\mu\text{m}$$

atto: 10^{-18}

bottom plate parasitic is larger than the metal-sub parasitic

Example:

In a 50 nm, $C_{ox} = 25 \text{ fF}/\mu\text{m}^2$ poly-poly cap is formed with an intersection of poly1 and poly2 that measures 10×20 . (50 nm is the scale). What is the capacitance?

$$C = C_{ox} \cdot A = 25 \text{ fF}/\mu\text{m}^2 \cdot (10 \times 0.05 \mu\text{m}) \\ \times (20 \times 0.05 \mu\text{m}) =$$

(4)