




The RC delay through the N-well



$$\left\{ \begin{aligned} t_{dA} &= 0.7 R_{\text{square}} C_{\text{square}} \\ t_{dB} &= 0.7 \cdot 2 R_{\text{square}} C_{\text{square}} \\ t_{dC} &= 0.7 \cdot 3 R_{\text{square}} C_{\text{square}} \\ &\vdots \\ t_{dout} &= 0.7 \cdot l \cdot R_{\text{square}} C_{\text{square}} \end{aligned} \right.$$



$$t_d = t_{dA} + t_{dB} + t_{dC} + \dots + t_{dout} = 0.7 \frac{(1+2+3+\dots+l)}{2} R_{\text{square}} \cdot C_{\text{square}}$$

$$= 0.7 \frac{l(l+1)}{2} R_{\text{square}} \cdot C_{\text{square}}$$

①

when V_{DS} is large.

$$= 0.7 \cdot \frac{V^2}{2} \cdot R_{\text{square}} C_{\text{square}} = 0.35 \underline{L^2} \underline{R} \underline{C}$$

Example: Estimate the time delay through a 250k Ω n-well resistor, ~~the~~ width is 10, length is 500. Assume the capacitance of a 10x10 square of an n-well is 5 fF.

$$t_d = 0.35 \times 50^2 \cdot \frac{250K}{50} \cdot 5fF$$

$$= 0.35 \times 2500 \cdot 5K \cdot 5fF$$



$$=$$





$$\frac{500}{10} = 50 \text{ squares}$$

②





CS layers







(5)




Benefits:

- ① lower the overall resistance
- ② lower the current for each via
- ③ back up vias

⑥

The Active and Poly Layers

① The Active Layer: opens the FOX







{ P-select → p active area

{ n-select → n active area


→ minimize the issues of misalignment

MEMS





mask aligner
(\$300K)



Final Goal