

① Quiz 3 on Wednesday.

- a. Diodes terminal characteristics
- b. BJTs (npn)

② Midterm on Friday (55 min, close-book close-notes)

a. DAC

b. ADC

c. Diode terminal characteristics


d. npns

e. concepts:

CLM, Latch-up, pn depletion region,

Body Effect, I_s/I_D , N-well resistor sheet


resistance, $n_i/n_n/n_p/p_n/p_a/N_A/A_D$.



(2)

Determine the Q-point and find the maximum peak value of the base current for linear operation.

Assume $\beta = 200$.




$$I_B = \frac{V_{BB} - 0.7}{R_B}$$

$$I_{CQ} = \beta \cdot I_B = 39.6 \text{ mA}$$

$$I_{C(sat)} = \frac{V_{CC} - 0}{R_C} = \frac{20V}{330} = 60.6 \text{ mA}$$

which is the maximum swing for I_C .




$$I_C(sat) - I_{CQ} = 60.6 \text{ mA} - 39.6 \text{ mA} = 21 \text{ mA}$$

Therefore, the peak value of the base current for linear operation is $\frac{2 \text{ mA}}{200} = I_B(\text{peak})$
 $= 105 \mu\text{A}$

Example: Determine the Q point values of I_C , V_{CE} .

Find $I_C(\text{sat})$, $V_{CE}(\text{cut-off})$, and construct the DC load line and plot the Q point. $\beta = 100$. (Assume $I_C = I_E$ to find $I_C(\text{sat})$)



$$I_B = \frac{V_{CC} - V_{BE} - V_{RE}}{R_B}$$

$$= \frac{20 - 0.7 - V_{RE}}{2.7 \text{ M}}$$

$$= \frac{20 - 0.7 - (I_E \cdot R_E)}{2.7 \text{ M}}$$

$$= \frac{20 - 0.7 - ((1 + \beta) I_B \cdot R_E)}{2.7 \text{ M}}$$

$\Rightarrow I_B = 6.37 \mu\text{A}$

(4)

$$I_C = \beta \cdot I_B = 100 \cdot 6.37 \mu\text{A} = \underline{637 \mu\text{A}} = I_{CQ}$$


$$I_E = (\beta + 1) I_B = 101 \cdot 6.37 \mu\text{A} = 643.37 \mu\text{A}$$

$$V_{CE} = V_{CC} - I_C \cdot R_C - I_E \cdot R_E = 11.52 \text{V} = V_{CEQ}$$

when ~~V_{CE}~~ $V_{CE} = 0 \text{V}$.

$$I_C(\text{sat}) = I_{C\text{max}} = \frac{V_{CC} - 0}{R_C + R_E} = \frac{20 \text{V}}{10 \text{k}\Omega + 3.3 \text{k}\Omega} = \underline{1.5 \text{mA}}$$


$$V_{CE}(\text{cut-off}) = V_{CC} = 20 \text{V}.$$



⑤

Example: Determine whether the transistor is biased in cut-off, saturation, or linear region. $\beta = 100$.

(a) $R_B = 75k$, $R_C = 1k$



$$\begin{aligned} I_{C(sat)} &= \frac{V_{CC} - 0}{R_C} \\ &= \frac{12V}{1k} \\ &= \underline{\underline{12mA}} \end{aligned}$$

$$\begin{aligned} I_B &= \frac{12V - 0.7V}{R_B} \\ &= \frac{11.3V}{75k} \\ &= \underline{\underline{0.15mA}} \end{aligned}$$

$I_C = \beta \cdot I_B = 15mA > I_{C(sat)}$
so, it operates in the saturation region.

(b)


Static Logic Gates

PMOSes pull up to the power supply

NMOSes - - - - - GND

NAND

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



stick Diagrams

