

HW 5

① cs_model.txt → fabricatable

(Pure-play
foundry)

(GlobalFoundries)

$V_{DD} \rightarrow 5V$

$V_{TH} \rightarrow 800mV, 0.8V$

② models.txt = cmusedu_models.txt

→ Dr. Baker's
CMOS Book

Not fabricatable.

N-1u / P-1u

→ $V_{DD} \rightarrow 5V, V_{TH}:$

0.8V NMOS

0.9V PMOS

N-50n / P-50n



→ $V_{DD} \rightarrow 1V, V_{TH}:$

0.3V NMOS

— PMOS

1.6

3.





(2)

- 120 min
- 7 Problems
- Close-book, close-notes, calculator is allowed
- May, 5, 9:45 - 11:45 am

① Stick diagrams (one line)

~~AB~~ ABCDEF



(3)

- ② CS layers (cross-sectional views)
- ③ Digital models. (ring oscillator, fosc, TG, tPHL, tPLH)
- ④ Clocked Circuits (clocked DFF, time delays)
- ⑤ ~~SRAM, DRAM, flash~~
- ⑤ fabless / IDM / Pure play (SRAM, DRAM, ~~SRAM~~)
Moore's law?
timeline of the technologies being commercialized.
180nm / 65nm / 22nm / 10nm / and 5nm.


(6) SRAM / DRAM / flash

(7) BJTs. → similar to the HW assignments

(8)

Erasable ROM (EROM)

① Floating Gate



~~the~~ cache vgs



→ Channel Hot Electron (CHE)

p-sub

